

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
17 January 2002 (17.01.2002)

PCT

(10) International Publication Number
WO 02/05288 A1

(51) International Patent Classification⁷: G11C 11/22 (81) Designated States (national): AB, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(21) International Application Number: PCT/NO01/00290 (82) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CR, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(22) International Filing Date: 6 July 2001 (06.07.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 20003507 7 July 2000 (07.07.2000) NO

(71) Applicant (for all designated States except US): THIN FILM ELECTRONICS ASA [NO/NO]; P.O. Box 1872 Vika, N-0124 Oslo (NO).

(72) Inventors; and

(75) Inventors/Applicants (for US only): NORDAL, Per-Erik [NO/NO]; Båstadryggen 19, N-1387 Asker (NO). BRÖMS, Per [SE/SE]; Apelgatan 14, S-582 46 Linköping (SE). JOHANSSON, Mats [SE/SE]; Fanjunkaregatan 49, S-582 16 Linköping (SE). GUDESEN, Hans, Gude [NO/BE]; 17 rue Fulton, B-1000 Brussels (BE).


(74) Agent: LEISTAD, Geirr, I.; Thin Film Electronics ASA, P.O. Box 1872 Vika, N-0124 Oslo (NO).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: A METHOD FOR PERFORMING WRITE AND READ OPERATIONS IN A PASSIVE MATRIX MEMORY, AND APPARATUS FOR PERFORMING THE METHOD



WO 02/05288 A1 (57) Abstract: In a method for performing read and write operations in a passive matrix-addressed memory array of memory cells comprising an electrically polarizable material exhibiting polarization remanence, in particular an electret or ferroelectric material, wherein a logical value stored in a memory cell is represented by an actual polarization state in the memory cell, a degree of polarization in the polarizable material is limited during each read and write cycle to a value defined by a circuit device controlling the read and write operations, with said value ranging from zero to an upper limit corresponding to saturation of the polarization and consistent with predetermined criteria for a reliable detection of a logic state of a memory cell. An apparatus for performing write and read operations in a passive matrix-addressed memory array encompassed by the apparatus and comprising memory cells containing an electrically polarizable material exhibiting polarization remanence, in particularly a ferroelectric material, comprises circuitry which adjusts an application of voltages for addressing the memory cells in order to limit a degree of polarization change in the polarizable material during each read and write cycle to value defined by a circuit controlling said read and write operations.

A method for performing write and read operations in a passive matrix memory, and apparatus for performing the method

The present invention concerns a method for performing read and write operations in a passive matrix-addressed memory array of memory cells

5 comprising an electrically polarizable material exhibiting polarization remanence, in particular an electret or ferroelectric material, wherein a logical value stored in a memory cell is represented by an actual polarization state in the memory cell and is determined by detecting a charge flow to or from the cell in response to the application of voltages to the word and bit

10 lines for addressing the memory cells of the array, wherein the charge flow detection in particular is based on detecting a charge flow component caused by a change polarization in said polarizable material, and wherein read and write operations are performed under control of a control circuit device. The present invention also concerns an apparatus for performing the method, said

15 apparatus encompassing at least one passive matrix addressed memory array of memory cells comprising an electrically polarizable material exhibiting polarization remanence, in particular a ferroelectric material, wherein a logical value stored in a memory cell is represented by the polarization state in individual, separately selectable memory cells and determined by detecting a charge flow to or from said memory cells in response to an application of voltages to the word and bit lines for addressing the memory cells of an array, said charge flow detection in particular being based on a charge flow component caused by a change of polarization in said polarizable material.

20

Memory devices based on ferroelectric thin films are presently approaching a level of maturity where implementation in practical devices becomes possible. Two main types of device architectures are of relevance, involving either active or passive matrix addressing of the stored data.

25

In active matrix addressed architectures, each bit is stored in a memory cell consisting of a ferroelectric-filled capacitor structure with an associated

30 dedicated microcircuit. The ferroelectric material is typically polarized in one of two stable states, representing a bit of information. The memory device comprises a large number of such cells, arranged in a matrix of conductors. Typically, the ferroelectric materials used in such devices are inorganic ceramics, e.g. perovskites.

35 In passive matrix addressed architectures, which are the ones of primary

relevance in the present invention, the thin-film ferroelectric material is sandwiched between two orthogonal sets of electrodes such that a capacitor-like structure is formed in each overlap region between crossing electrodes. A bit is stored as a polarization state in the capacitor structure, 5 which constitutes an elementary memory cell. No active circuitry is involved in connection with each cell, hence the term passive matrix addressing. This architecture is generally dependent on ferroelectrics with particular hysteresis properties, and at present only a few, organic based ferroelectrics have been identified as potentially useful in practice. The information is typically read 10 destructively, i.e. by imposing an electric field that causes polarization alignment in the memory cells along the reading field direction.

In many applications, it is desirable to perform read/write operations in a given memory cell a large number of times, in which case the polarizable material is forced to undergo repeated polarization reversals and ultimately 15 becomes fatigued. Fatigue manifests itself in different ways, most prominently as increased coercive field, lower remanent polarization and slower switching, all of which are highly undesirable in memory devices. Another phenomenon which complicates the readout process is imprint. When a cell is left in the same polarization state (i.e. logic state) for an 20 extended time period, it may develop a tendency to be "frozen" into that state, such that the driving voltage must be increased and/or applied for a longer time in order to dislodge it and switch it to the other polarization direction.

Prior art reading protocols that employ read pulses of fixed length must take 25 into account the large spread in cell switching speeds and polarization response that develops due to fatigue and/or imprint. Thus the pulses must have a high voltage and a long duration to be sure that the worst-case scenario could be handled. This is undesirable for several reasons. A high voltage implies higher cost and more space-demanding driving circuitry, 30 more power consumption and increased cross-talk. Longer pulses imply lower data access and transfer speeds. Finally, employing long pulses at high voltage even to cells that are pristine or only moderately fatigued shall by itself contribute to accelerated fatigue.

It is a major object of the present invention to provide new methods for 35 reading and writing data in memory devices based on electrically polarizable

material, in particular ferroelectrics, whereby the polarization can be probed and controlled by methods that are less prone to create fatigue, yield faster data speeds and are less demanding of the driving circuitry than present-day alternatives.

5 The above object as well as other advantages and features are achieved with a method which according to the invention is characterized by limiting a degree of polarization in the polarizable material during each read and write cycle to a value defined by the control circuit device controlling the read and write operations, said value ranging from zero to an upper limit

10 corresponding to saturation of the polarization and being consistent with predetermined criteria for a reliable detection of the logic state of a memory cell.

In an advantageous embodiment of the method according to the invention, the stored logical value of a memory cell is determined by an application of 15 one or more voltage pulses, the characteristics of which is controlled by the control circuit device.

In that connection it is preferred to establish an addressing history for the memory in terms of recorded exposure of the memory cells to fatigue and imprint-inducing factors and/or acquiring charge response information from 20 one or more memory cells or pairs of memory cells in the matrix, and establishing the predetermined detection criteria and/or the acquired charge response information in order to adjust the characteristics of the voltage pulse or pulses, and the addressing history may then include the accumulated number of read and/or write cycles and/or imprinting time in specific 25 memory cells or groups of specific memory cells, or charge response information can include information about previously recorded charge response behaviour of the memory cells. It is also then preferable that the charge response information is acquired from at least one pair of reference cells in the matrix, one cell in each pair representing a logic 0 and the other a logic 1.

It is in the method according to the invention preferred that the control circuit device performs continuous or periodic analysis of random and systematic noise contributions to the recorded charge response from said reference cells or addressed memory cells, employing the results from said 35 analysis as input data into the algorithm for controlling the read/write

protocol. It is then in addition also preferred that said analysis of noise contributions is based upon a statistical spread of charge responses recorded from cells in known logic states, from single cells being addressed a number of times and/or from a set of similar, but physically different memory cells.

- 5 In an embodiment of the method according to the invention wherein the control criteria are based on charge response information, it is advantageous that at least one of said voltage pulse or pulses is a step voltage pulse of variable length, said length being controlled by said circuit control device and/or that said control circuit device records the plateau values $\sigma_{\text{SATURATION}}$ and $\sigma_{\text{BACKGROUND}}$ of the charge responses in cells representing a logic "0" and a logic "1", respectively, at various points in time throughout the lifetime of the memory device, and/or that said control circuit device generates a threshold value for decision on logic state in said memory cells in said matrix, of magnitude $\sigma_{\text{TH}} = (\sigma_{\text{SATURATION}} + \sigma_{\text{BACKGROUND}})/2$, and in another 10 embodiment that the control circuit device employs charge response information from a group of memory cells selected at randomly chosen 15 locations in the memory array.

The above object as well as other advantages and features are also achieved, with an apparatus which according to the invention is characterized in that 20 said apparatus comprises circuitry which adjusts application of voltages to limit the degree of polarization change in said polarizable material during each read and write cycle to a value defined by the circuit controlling said read and write operations, said value ranging from zero to an upper limit corresponding to saturation of the polarization.

- 25 In an advantageous embodiment of the apparatus according to the invention the memory array comprises reference cells with known logic states, and it is then preferable that the reference cells are localized in pairs, one representing a logic "0" and the other a logic "1", or that the reference cells are distributed throughout the array.
- 30 In both cases it is according to the invention preferred that selected cells among said reference cells are assigned to track the fatigue and imprint development of specified groups of memory cells in said array, by being exposed to the same pattern of polarization history and switching events, and then the groups of memory cells can be localized on one or more word or bit 35 lines in the array.

The invention shall now be explained in detail, with reference to the accompanying drawing figures, in which

fig.1a shows a general polarization hysteresis curve for a ferroelectric material,

5 fig. 1b schematically memory cells connected to word and bit lines in a passive matrix configuration,

figs. 2a and 2b the step response time evolution at low and high temporal resolution, respectively, of the polarization in test cells containing ferroelectric materials in pristine and in fatigued states, and

10 fig. 3 a schematic example of a circuit for reading of data from memory cells according to the present invention.

In order to facilitate a better understanding of the present invention follows below a brief description of the general background and the general physical principles involved in the realization of the invention, before specific examples of embodiments thereof are given.

15 Fig. 1a shows a general polarization curve defining the polarization response of a ferroelectric memory cell, i.e. its logic "0" or logic "1" state, and provides the background for the following discussion thereof.

With reference to fig. 1a, it is assumed that the memory cell to be read 20 resides initially in a quiescent state without an imposed electric field and that the ferroelectric material in the cell is in a polarization state characterized by either position $+P_R$ or $-P_R$ along the polarization axis, depending on the logic state assigned to the cell. According to prior art, a reading operation to ascertain which of these states the cell is in shall involve the application of a 25 reading pulse across the cell with a voltage $+V_{SWITCH}$. The latter voltage exceeds V_C , the voltage corresponding to the coercive field in the memory material, by a margin which is sufficient to drive the memory material into the saturation regime, i.e. into the region of the hysteresis curve that is closed and nearly linear. If the cell previously resided in the $+P_R$ state, only a small 30 charge flows to/from the cell, leaving the cell in the $+P_R$ state as before. In fig.1a, this small charge flow is indicated by the quantity P^{\wedge} . However, if the cell was initially residing in the $-P_R$ state, the polarization shall undergo a reversal with attendant significant charge transfer between the cell and the

electrodes. In fig. 1a, this charge flow is indicated by the quantity P^* . Thus, by monitoring the amount of charge transferred, the logic state of the cell is determined. Since this procedure destroys the memory content of the cell, a separate pulse cycle must be imposed on the same or another selected cell in 5 the memory device, whereby the logic state of that cell is set to the original (pre-read) value of the cell that was read.

Although the present invention has general applicability to all electrically polarizable materials that exhibit hysteresis or remanence, the following discussion shall for explicitness and simplicity refer to ferroelectric materials 10 employed in passive matrix addressing architectures.

According to the present invention, the current flow to a given memory cell is controlled in such a way that the polarization change during a read operation is less than the saturation polarization magnitude, but sufficient for a decision to be made about the logic state of the cell. Typically, a step 15 voltage is applied to the memory cell in question, and the polarization response in the cell is monitored via the current transport to that cell. The voltage is turned off when either:

- a) A certain charge accumulation time has elapsed, or
- b) A certain accumulated charge has been detected.

20 This shall typically occur at a point in time where only a fraction of the switchable polarization has been switched. In this way, several advantages are realized:

- The ferroelectric material undergoes only partial polarization reversal, leading to less fatigue.
- Since each reading event is only partially destructive, a given cell may sustain several reads before restoration of data becomes necessary.
- An early decision can be made regarding logic state, speeding up the reading process.
- Restoration of polarization loss due to read operations ("write-back") 25 requires much less charge transfer per bit read, regardless of whether restoration is made after each read or after several reads.

A crucial element in the scheme described here is the correct choice of

charge accumulation time in the reading mode. For a given cell, this time shall typically increase as the cell becomes fatigued, and it becomes necessary to adjust the read pulsing protocol accordingly. Either a predictive or a monitoring mode of defining the accumulation time may be used.

- 5 In the former, the accumulation time is adjusted according to a program that predicts the degree of fatigue from data on recorded use of the device. This must include error margins to take into account all important parameters that affect fatigue development, e.g. the temperature history, as well as cell-to-cell and device-to-device manufacturing tolerances.
- 10 In the latter, the evolution of the cell response (switching speed) is monitored throughout the lifetime of the device, and the results are used to adjust the pulsing protocol, in particular the charge accumulation time. In a preferred embodiment of the present invention, a self-diagnostic scheme is included where the condition and time evolution of the memory cells are monitored
- 15 continuously by reference cells that are subjected to environmental and operational conditions that match closely those of the memory cells themselves.

In the above description of the general background of the invention, it was tacitly assumed that the charge transfer is near complete within each read or write cycle, and the dynamic aspect of the read/write process was ignored. Depending on the ferroelectric involved, the speed of polarization reversal may vary within wide limits, with inorganic ferroelectrics typically switching several orders of magnitude faster than the organic or polymer types. Prior art has been to a large extent centered on inorganic ferroelectrics, with primary emphasis on the total switching time, whereas the details of the switching transient have received little or no attention in connection with possible exploitation in read/write operations. With the advent of memory devices incorporating organic and polymeric ferroelectrics which typically switch much slower than their inorganic counterparts, the dynamic behaviour becomes an important factor affecting the overall device speed. At the same time, the slower switching provides opportunities for novel read/write schemes, since the time scales are longer and it is easier to intervene during the transient phase.

- 35 In figs. 2a and 2b are shown the dynamic responses for memory cells containing a polymeric ferroelectric. The cells were subjected to a step

voltage $V_s = 20$ V, and the time evolution was recorded for the cumulative charge density σ , i.e. charge transferred per unit area of interface between ferroelectric and electrodes, after initiation of the step pulse. Two sets of curves are shown. In the first set, encompassing the upper three curves in each figure, the cell is switched from a logic state "1" to a logic state "0", undergoing polarization reversal with large transfer of charge. In the second set, encompassing the closely grouped lower three curves in each figure, the cell already resided in a logic state "0" prior to the application of the step voltage, and only a small dielectric displacement charge response was observed. Each set of curves comprised cells that were either in a pristine state, i.e. without fatigue, or had been fatigued through 10^6 or 10^7 read/refresh cycles involving complete polarization reversal in each cycle.

As can be seen, there is an initial current surge followed by an asymptotic fall-off in current towards zero, i.e. the charge density σ increases rapidly from zero and reaches a plateau. The transient is much more rapid in the non-switching case (i.e. logic state "0" \rightarrow "0") than in the switching case (i.e. logic state "1" \rightarrow "0"), and the asymptotic values for charge density σ are lower in the former case ($\sigma_{BACKGROUND}$) than in the latter ($\sigma_{SATURATION}$). Fatigue manifests itself as a lower plateau value $\sigma_{SATURATION}$ (i.e. lower P_R) and a slower transient, and is clearly most prominent in the switching case. The time to reach 50% of maximum polarization in a new cell is ~ 1 μ s, but it can take 100 μ s for a fatigued cell.

According to the present invention, reading of data is performed by applying a voltage pulse, typically a voltage step, and detecting whether or not the charge density σ exceeds a certain defined threshold at some point in time after the pulse was initiated. This threshold shall not be reached, even after a long delay, if the cell is initially in a "0" logic state, but shall be exceeded if the cell is initially in a "1" logic state. In the latter case, the read pulse voltage across the memory cell is removed as soon as this level is reached.

This can be illustrated by the following example. Assume that the device in question contains individual memory cells with characteristics as shown in figures 2a and 2b. As can be seen, for a cell in the "0" state, the accumulated transferred charge rises rapidly (in less than 0.5 μ s) to approx. $\sigma_{BACKGROUND} = 2 \mu\text{C}/\text{cm}^2$, from which point and onwards it stays virtually unchanged. For a cell in the "1" state, however, the accumulated transferred charge continues

to rise rapidly after this point, reaching approx. $\sigma_{\text{SATURATION}} = 8.5 \mu\text{C}/\text{cm}^2$ after approximately $8 \mu\text{s}$ in the case of a new cell. For a fatigued cell, the rise is less rapid and the final value lower, but the difference from a cell in the "0" state is clear.

5 As a discrimination criterion, one may prescribe that a cell shall be defined as being in a "1" state if σ at some time τ_{TH} after initiation of the read pulse exceeds a certain threshold, e.g. $\sigma \geq \sigma_{\text{TH}} = 7 \mu\text{C}/\text{cm}^2$. This threshold should be chosen to be well above the maximum value reached by cells initially in the "0" state, in this case $\sigma_{\text{BACKGROUND}} = 2 \mu\text{C}/\text{cm}^2$. From fig. 2b one

10 observes that the charge accumulation time τ_{TH} to reach σ_{TH} from a "1" state shall be approx. $4 \mu\text{s}$ for the pristine cell, $8 \mu\text{s}$ for the cell fatigued 10^6 times and $80-100 \mu\text{s}$ for the 10^7 cycles fatigued cell. According to prior art which relies on complete switching and a fixed charge accumulation time, the latter would have to be defined sufficiently long to permit completion of the

15 switching transient in the worst case, i.e. with fatigued cells. Thus, the read pulse would have to be chosen in the range $50-100 \mu\text{s}$ rather than $1 \mu\text{s}$. According to the present invention, however, the read-out pulse is stopped when the accumulated charge density reaches the threshold value σ_{TH} , and the logic state "1" is assigned to the cell. If this threshold is not reached

20 during a certain defined time span $\tau \gg \tau_{\text{TH}}$, the cell in question is in a logic state "0".

The above scheme implies that the read pulse is lengthened automatically as the response of the cell is slowed down due to fatigue, always being kept as short as possible and consistent with the defined threshold criterion. This

25 provides the following advantages:

- Firstly, there is a gain in reading speed over the prior art full switching scheme.
- Secondly, if data are written back to the same cell, less polarization reversal is involved, and the write-back cycles can be shortened

30 commensurately with the read cycle case. Imprint effects (i.e. the tendency for the ferroelectric material in the cell to lock into a logic state where it has resided for some time) may shorten the write-back time further, depending on materials and operating conditions.

- Thirdly, since the polarization switching and electric field exposure is

minimized, fatigue shall generally progress much more slowly than in the full switching scheme. Tests on device relevant polymeric ferroelectrics demonstrated that dynamic readout according to the present invention increased the fatigue resistance (i.e. the number of read/write-back cycles with acceptable confidence level) by several orders of magnitude compared to prior art switching protocols employing full polarization reversal.

5 - Fourthly, multiple read cycles between each write-back cycle are possible when $\sigma_{\text{SATURATION}} \gg \sigma_{\text{BACKGROUND}}$.

10 Now a preferred embodiment, namely self-diagnostic determination of memory cell response shall be discussed in more detail. As described above, the charge accumulation time must be increased as the cells fatigue. Ideally, each cell in the memory device should be read with a read pulse length optimally adjusted for that cell. This is difficult, since the response characteristics shall vary from cell to cell due to manufacturing tolerances

15 and fatigue/imprint history. The latter in particular may lead to very large cell-to-cell variations developing over time, since fatigue and imprint not only relates to the number of read/write cycles experienced by the individual cells, but also to the combined effect of voltage stress (amplitude/polarity/duration) and other factors such as temperatures

20 experienced by the cell during its lifetime.

As a consequence, a predictive approach to read pulse adjustment shall generally be relatively coarse, allowing for a spread in cell properties which increases with time and use. Alternatively, one must allocate significant resources in the device that are dedicated to keep track of the cumulative fatigue on cells. This task may be simplified by protocols that distribute wear among the total number of memory cells in the device in such a way that cells with comparable fatigue history can be identified in groups or blocks.

25 A monitoring, or self-diagnostic approach shall in most cases be preferable. The basic principle can be exemplified as follows, with reference to fig.3.

30 For each row or cluster of memory cells one uses two reference cells, one polarized in the "1" state and the other in the "0" state. These two cells are exposed to fatigue-inducing influences, in particular polarization switching, which are representative of the row or cluster of memory cells they are assigned to. Two modes of read operations employing the reference cells

35 shall be specifically mentioned here:

i) Throughout the operative lifetime of the memory device, the reference cells are used to track the development of $\sigma_{\text{SATURATION}}$ and $\sigma_{\text{BACKGROUND}}$, from which the threshold value σ_{TH} is defined, stored and updated. In addition, the relevant charge accumulation time τ_{TH} to reach σ_{TH} for cells in the state is established. During the readout cycle signals from the memory cells are compared with the threshold level σ_{TH} at time τ_{TH} , and the logic state of the cell is determined. In one class of embodiments under this scheme, the median value is used as a threshold level, i.e.

$\sigma_{\text{TH}} = (\sigma_{\text{SATURATION}} + \sigma_{\text{BACKGROUND}})/2.$

5 Since this mode implies driving the reference cells to saturation, they shall typically be sampled periodically, either in a separate sample cycle or in a read cycle involving an extended read pulse.

10 ii) During each read operation, both the "0" and the "1" reference cells are subjected to a reading pulse, and the respective charge densities $\sigma_0(\tau)$ and $\sigma_1(\tau)$ transferred to each are monitored as a function of the time τ elapsed after initiation of the read pulse. As can be seen from fig. 2, the difference $(\sigma_0(\tau) - \sigma_1(\tau))$ between the two increases with time, starting at zero and ultimately reaching a value $(\sigma_{\text{SATURATION}} - \sigma_{\text{BACKGROUND}})$. At some time τ_{TH} this difference has reached a certain level where it can be reliably detected in the presence of noise and cell-to-cell variability, at which time the read pulse is terminated and the sense amplifiers of the row or the cluster of memory cells that are associated with these reference cells are read. The recorded values $\sigma_0(\tau_{\text{TH}})$ and $\sigma_1(\tau_{\text{TH}})$ are available at this point as input parameters for the logic state determination process.

15 20

25 In both cases i) and ii) above, the read pulse length τ_{TH} increases automatically as the cells fatigue, at the same time being kept as short as is consistent with certain pre-defined detection and discrimination criteria. The latter may be selected to meet different confidence levels according to the intended use of the device.

30 Cases i) and ii) provide different advantages and drawbacks which can be stated as follows.

Case i)

Advantage: Direct information is obtained about the development of the parameters $\sigma_{\text{SATURATION}}$ and $\sigma_{\text{BACKGROUND}}$.

Drawback: A separate pulse cycle is required.

Case ii)

Advantage: Can be implemented without separate pulse cycle (but the reference cells must be in the correct logic states at the initiation of the read 5 cycle) and imposes representative pulsing fatigue on the reference cells.

Drawback: Requires circuitry capable of generating thresholding/discrimination parameters in real time. In "single shot" usage, i.e. when the data in the cluster or row of cells in question are read only once or at long intervals, the discrimination parameters derived in this mode shall 10 reflect the full noise in the captured single sampling event.

The physical implementation of readout circuitry employing reference cells may be achieved in many ways obvious to a skilled person. The basic scheme shown in Fig. 3 may be used in conjunction with both types of operation modes i) and ii) discussed above. Here, reference cells are located on two 15 dedicated vertical addressing lines ("bit lines"), one with "0" cells and the other with "1" cells. In a reading cycle, a horizontal line ("word line") at a time is subjected to a reading pulse, and the charge flowing to the cells at the crossing points between the addressed horizontal line and the crossing vertical lines is monitored by circuitry shown at the bottom of the matrix. 20 Thus, the memory cells on each given horizontal line have associated with them a reference cell pair on that same line.

More bit lines with reference cells may, of course, be added at intervals throughout the whole memory matrix. In certain cases it may be 25 advantageous to employ single "1" or "0" reference bit lines rather than pairs, or reference cells may occupy less than the whole length of a bit line, even down to a single cell. The latter shall be the case when reference cells are located along word lines rather than bit lines, which is a variant of the present invention.

The diagram as shown in fig. 3 indicates hard wiring between the reference 30 bit lines and the reference signal detectors. However, by multiplexing and signal routing, reference bit lines may be defined at any location in the matrix. Thus, it shall in many cases be advantageous to establish reference cells in regions of the memory matrix that have been subjected to fatigue and imprint during the regular use of the memory device, with the possibility of

moving from location to location in the matrix throughout the lifetime of the memory device. In this way, realistic data shall always be available for the readout decision process.

For simplicity, circuitry for writing data to the cells in the matrix is not

5 shown in fig.3. Write back to preserve the destructively read data may be done immediately after the read cycle with a pulse of approximately the same length as determined in the read cycle, or it may be postponed until the polarization level in the cell has reached a lower value as a consequence of multiple reads. In the latter case, a longer write back pulse shall be required.

10 In order to obtain reliable reference data, the number of reference cells in the memory device should evidently be sufficiently large to permit close mimicry of the usage pattern of the actual memory cells in question, with small statistical spread. However, a large allocation of real estate and dedicated circuitry to reference cells shall compete with the other memory and

15 processing functions in the device, and in practice a limited number of reference cells shall be associated with a much larger number of memory cells, which may be in close physical proximity to the reference cells (e.g. in a cluster), or may be linked to a set of memory cells that experience mutually similar kind of reading and writing exposure. The latter may be, e.g. a given

20 sector in the memory device comprising cells not necessarily in mutual physical proximity, or a row of cells in an addressing matrix where the whole row is read at a time.

PATENT CLAIMS

1. A method for performing read and write operations in a passive matrix-addressed memory array of memory cells comprising an electrically polarizable material exhibiting polarization remanence, in particular an electret or ferroelectric material, wherein a logical value stored in a memory cell is represented by an actual polarization state in the memory cell and determined by detecting a charge flow to or from said memory cell in response to the application of voltages to word lines and bit lines for addressing the memory cells of the array, wherein the charge flow detection in particular is based on detecting a charge flow component caused by a change of polarization in said polarizable material, and wherein read and write operations are performed under control of a control circuit device, characterized by limiting a degree of polarization in the polarizable material during each read and write cycle to a value defined by the control circuit device, and controlling the read and write operations, with said value ranging from zero to an upper limit corresponding to saturation of the polarization and being consistent with predetermined criteria for a reliable detection of a logic state of a memory cell.
2. A method according to claim 1, characterized by the stored logical value of a memory cell being determined by an application of one or more voltage pulses, the characteristics of which are controlled by the control circuit device.
3. A method according to claim 2, characterized by establishing an addressing history for the memory in terms of recorded exposure of the memory cells to fatigue and imprint-inducing factors and/or acquiring charge response information from one or more reference cells or pairs of reference cells and/or one or more memory cells or pairs of memory cells in the matrix, and establishing the predetermined detection criteria and/or the acquired charge response information as basis for control criteria in order to adjust the characteristics of the voltage pulse or pulses.
4. A method according to claim 3, characterized by including in the addressing history an accumulated number of read and/or write cycles and/or imprinting time in specific memory cells or groups of specific memory cells.

5. A method according to claim 3,
characterized by including in the charge response information information
about previously recorded charge response behaviour of the memory cells.
6. A method according to claim 3,
5 characterized by acquiring the charge response information from at least one
pair of reference cells in the matrix, one cell of each pair representing a logic
0 and the other a logic 1.
7. A method according to claim 5, or 6
characterized by the control circuit device performing continuous or periodic
10 analysis of random and systematic noise contributions to the recorded charge
response from said reference cells or addressed memory cells, and employing
the results of said analysis as input data of an algorithm for controlling a
read/write protocol.
8. A method according to claim 7,
15 characterized by basing said analysis of noise contributions upon a statistical
spread of charge responses recorded from memory cells in known logic
states, from single memory cells being addressed a number of times, and/or
from a set of similar, but physically different memory cells.
9. A method according to claim 3, wherein the control criteria are based
20 on charge response information,
characterized by at least one of said voltage pulse or pulses being a step
voltage pulse of variable length, said length being controlled by said circuit
control device.
10. A method according to claim 3, wherein the control criteria are based
25 on charge response information,
characterized by said control circuit device recording plateau values
 $\sigma_{\text{SATURATION}}$ and $\sigma_{\text{BACKGROUND}}$ of the charge responses in cells representing a
logic "0" and a logic "1", respectively, at various points in time throughout
the lifetime of the memory device.
- 30 11. A method according to claim 3, wherein the control criteria are based
on charge response information,
characterized by said control circuit device generating a threshold value for
decision on logic states in said memory cells in said matrix, of magnitude
 $\sigma_{\text{TH}} = (\sigma_{\text{SATURATION}} + \sigma_{\text{BACKGROUND}})/2$.

12. A method according to claim 3,
characterized by the control circuit device employing charge response
information from a group of memory cells selected at randomly chosen
locations in the memory array.

5 13. Apparatus for performing read and write operations, said apparatus
encompassing at least one passive matrix addressed memory array of memory
cells comprising an electrically polarizable material exhibiting polarization
remanence, in particular a ferroelectric material, wherein a logical value
stored in a memory cell is represented by the polarization state in individual,
10 separately selectable memory cells and determined by detecting a charge flow
to or from said memory cells in response to an application of voltages to the
word and bit lines for addressing the memory cells of an array, said charge
flow detection in particular being based on a charge flow component caused
by a change of polarization in said polarizable material, and wherein the
15 apparatus is characterized in that it comprises circuitry which adjusts said
application of voltages to limit a degree of polarization change in said
polarizable material during each read and write cycle to a value defined by a
circuit controlling said read and write operations, said value ranging from
zero to an upper limit corresponding to saturation of the polarization.

20 14. Apparatus according to claim 13,
characterized in that said memory array comprises reference cells with
known logic states.

15. Apparatus according to claim 14,
characterized in that said reference cells are localized in pairs, one
25 representing a logic "0" and the other a logic "1".

16. Apparatus according to claim 14,
characterized in that said reference cells are distributed throughout said
array.

17. Apparatus according to claim 15 or claim 16,
30 characterized in that selected cells among said reference cells are assigned to
track the fatigue and imprint development of specified groups of memory
cells in said array, by being exposed to a similar pattern of polarization
history and switching events as the latter.

18. Apparatus according to claim 17,
characterized in that said groups of memory cells are localized on one or
more word or bit lines in said array.

1/4




Fig. 1a




Fig. 1b

2/4




Fig.2a

3/4




Fig.2b

4/4




Fig. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/NO 01/00290

A. CLASSIFICATION OF SUBJECT MATTER		
<p>IPC7: G11C 11/22 According to International Patent Classification (IPC) or to both national classification and IPC</p>		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols)		
<p>IPC7: G11C</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched</p> <p>SE,DK,FI,NO classes as above</p>		
Electronic data base consulted during the International search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>EP 1001429 A1 (FUJITSU LIMITED), 17 May 2000 (17.05.00), page 6, line 57 - page 10, line 50, figures 15-20</p> <p>---</p> <p>US 5487029 A (K. KURODA), 23 January 1996 (23.01.96), column 2, line 7 - column 3, line 5</p> <p>---</p> <p>EP 0767464 A2 (FUJITSU LIMITED), 9 April 1997 (09.04.97), column 27, line 24 - column 30, line 18; column 36, line 43 - column 39, line 40</p> <p>-----</p>	1,2,13,14,16
A	1,2,3,4,13	
A	1,6,13-18	
<p><input type="checkbox"/> Further documents are listed in the continuation of Box C.</p> <p><input checked="" type="checkbox"/> See patent family annex.</p>		
<p>* Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>		<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p>
Date of the actual completion of the international search	Date of mailing of the international search report	
19 November 2001	23-11-2001	
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86	Authorized officer Bo Gustavsson/AE Telephone No. +46 8 782 25 00	

INTERNATIONAL SEARCH REPORT
Information on patent family members

06/11/01

International application No.
PCT/NO 01/00290

Patent document cited in search report	Publication date		Patent family member(s)	Publication date
EP 1001429 A1	17/05/00		JP 2000149584 A TW 425548 B US 6084795 A	30/05/00 00/00/00 04/07/00
US 5487029 A	23/01/96		JP 6077434 A US 5550770 A	18/03/94 27/08/96
EP 0767464 A2	09/04/97		JP 9082905 A KR 216645 B JP 9134974 A JP 9180467 A JP 9148541 A	28/03/97 01/09/99 20/05/97 11/07/97 06/06/97

Form PCT/ISA/210 (patent family annex) (July 1998)